Design and Implementation of Full Adder Using Vhdl and Its Verification in Analog Domain

Rupesh Prakash Raghatate¹,Swapnil S.Rajurkar², Priyanka U Badhe³, Pravin L,Turale⁴

¹M-tech (VLSI), BDCOE, WARDHA,
 ²M-tech (ECE), APGCET, NAGPUR,
 ³Lecturer AVBIT, WARDHA,
 ⁴M-tech (ECE), APGCET, NAGPUR

ABSTRACT: This paper describes the design and implementation of Full adder using VHDL results include successful compilation of VHDL code in Quartus II, waveforms shows verification of truth table, the result are Also verified in analog domain using analog simulation it also show layout level implementation of full adder using microwind tool, it also shows technological view of full adder along with chip floor plan.

Keywords – Full adder, VHDL, Analog, Layout, Chip floor plan

I. INTRODUCTION

The term digital system include the various system from low level component to complete system over a chip and board –level design .considering a digital system and its complexity it is not possible to understand such a complex system completely, so to make design of a system less complex and understandable VHDL is used .This paper describes the implementation of full adder using VHDL technology which meets less complexity requirement ,it also shows how efficiently digital system ie Full Adder is implemented upto layout level results shows technological map ,RTL view ,chip floor plan ,chip layout ,output waveforms showing voltage Vs time relations and verification of truth table . Following text is divided into three sections; section II describes Full Adder design section III gives simulation results, section IV presents the conclusion.

II. FULL ADDER DESIGN

Full adder is a combinational circuit that has a ability to add two bits and a carry input and produces sum bit and carry bit as output .full adder adds two bits A and B and carry from previous column called as carry input. fig (1) shows logic diagram of full adder table (1) shows truth table of full adder Fig (2) shows block diagram of full adder.



 Table (1): Truth table of full Adder

Inputs		Sum	Carry	
Α	В	C	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Fig.1: Logic diagram of Full Adder

From the truth table, a circuit will produce the correct sum and carry bits in response to every possible combination of **A**, **B**, Cin.

Now using K-Map for sum column & Carry Column we get the following equations



III. SIMULATION RESULTS

All simulation for this full adder has been performed using Quartus II And Microwind tool .A fully integrated Full Adder has been designed, fig (2) shows VHDL code compilation of Full Adder with zero errors and zero warnings .fig(3)shows output waveform of Full adder which verifies the truth table ..fig (4)shows Technological map view .fig(5)shows layout of full adder .fig(6) shows schematic of full adder in analog domain.

💱 File Edit View Project Assignments Processing Tools Window Help							
0 🖻	• • • • • • • • • • • • • • • • • • •	n ⊂ fulladder 💌	X / Ø 8 8 🔍 🕨	🗞 闷 🚱 🚏 🖗 🖗 📅 🚳			
🕸 fulla	adder. vhd	Compilation Report - Flow Summary	🛛 🕸 fulladder.tcl	🗎 🎕 RTL Viewer	Simulation Report - Simulation Waveforms		
	1 library IEEE 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	;; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ANITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL entity fulladder is Port (a,b,ci : in s,co : out STD_LC end fulladder; architecture Behavioural of ful begin process(a,h begin s<=a xor b xor ci; co<=(a and b)or (b and end process; end Behavioural;	; STD_LOGIC; WGIC); ladder is p,ci) i ci)or (ci and a);				
	•	III			F		
× Ty ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	rpe Message Info: Using vector Info: Simulation pre Info: Simulation pre Info: Simulation co Info: Number of tre Info: Number of tre Info: Quartus II Si em (6) Processing (9) / Extra ge Oo(16	source file "E:/mtech data/NDS 16/fu serve fewer signal transitions to re- rritioned into 1 sub-simulations werage is 100.00 % nsitions in simulation is for mulator was successful 0 errors, 0 t m 	ll adder/fulladder.vwf" duce memory requirements warnings \ unof \ Suppressed \ Flag /	is enabled	↓ Locate		
For Help. r	press F1		Fig 1: VHDL	Code complilation	Col 51		



Design And Implementation Of Full Adder Using Vhdl And Its Verification In

Fig2: output waveform



Fig 3: Technological map view



Fig 4: Schematic of full adder in analog domain





Fig 6: Voltage VS Time relationship in analog domain.

IV. CONCLUSION

CMOS 90nm model is used to design a layout of full adder. Simulation results shows successful compilations of VHDL code and its conversion into verilog file which is used to make a layout using microwind tool.tools used are Quaruts II ,Dsch& microwind . From both performance standpoint and cost standpoint, these results show that CMOS is very competitive with available technologies.

REFERENCES

- Books:
 [1] Stephen Brown ,Fundamentals of digital logic with Verilog design(Tata McGRAW Hill)
 - [2] Jayaram Bhasker, A VHDL Primer (PTR Prentice Hall Englewood cliffs, New Jersey 07632)
 - [3] A.Anand Kumar, Fundamentals of Digital Circuits (PHI 2nd edition)



Rupesh P.Raghatate was born in Hinganghat, distric Wardha, India on 26th September 1987. He received his Bachelor Degree in Electronics and Telecommunication Engineering, from NMU University, Jalgaon, Maharashtra, India in the year 2011. Currently he is doing M.TECH. VLSI DESIGN in RTMNU, Nagpur, Maharashtra, India, He is Also working as a lecturer in the Department of E&TC at Acharya Vinoba Bhave institute of Technology, Pawnar Wardha, India. He has also worked with S.M.Wireless solution Pvt.Ltd Nagpur as A design engineer .He has Research Publications in National / International Journals. His interested areas of research are VLSI Design, Nano Electronics, and Image Processing.